fifo_rx.v,verilog,xil_defaultlib,../../../../AD9226_UDP_GMII.srcs/sources_1/ip/fifo_rx/sim/fifo_rx.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
